

<b>Notice of References Cited</b>	Application/Control No. 10/668,385	Applicant(s)/Patent Under Reexamination LALONDE ET AL.	
	Examiner Helen Rossoshek	Art Unit 2825	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,636,132	06-1997	Kamdar	716/2
	B	US-6,434,721	08-2002	Chiluvuri et al.	716/2
	C	US-6,697,880	02-2004	Doughert	719/320
	D	US-6,587,992	07-2003	Marple	716/2
	E	US-6,122,443	09-2000	Nishikawa	716/8
	F	US-6,823,299	11-2004	Contreras et al.	703/14
	G	US-6,412,097	06-2002	Kikuchi et al.	716/2
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	NA9206425, "Automatic jog algorithm for layout compactor", Juna 1, 1992, IBM Technical disclosure bulletin, Vol. No. 35, Page No.: 425-432
	V	Naiknaware et al., "Automated Hierarchical Cmos Analog Circuit Stack Generation with Intramodule Connectivity and Matching Considerations", March 1999, Solid-State Circuits, IEEE Journal of Volume 34, Issue 3, Page(s):304 - 303
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.